![A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line | Semantic Scholar A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/f1bc43e319996f76152e646fec395447081775cb/1-Figure1-1.png)
A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line | Semantic Scholar
![Secrecy rate versus the number of key bits per jamming symbol (k) for... | Download Scientific Diagram Secrecy rate versus the number of key bits per jamming symbol (k) for... | Download Scientific Diagram](https://www.researchgate.net/profile/Azadeh-Sheikholeslami/publication/269711277/figure/fig2/AS:650425921462283@1532085032703/Secrecy-rate-versus-the-number-of-key-bits-per-jamming-symbol-k-for-various-values-of.png)
Secrecy rate versus the number of key bits per jamming symbol (k) for... | Download Scientific Diagram
![Figure 3 from A 0.9 pJ/bit, 12.8 GByte/s WideIO memory interface in a 3D-IC NoC-based MPSoC | Semantic Scholar Figure 3 from A 0.9 pJ/bit, 12.8 GByte/s WideIO memory interface in a 3D-IC NoC-based MPSoC | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/dbc68126abb0182804b328c99712b4de56caabe4/2-Figure3-1.png)
Figure 3 from A 0.9 pJ/bit, 12.8 GByte/s WideIO memory interface in a 3D-IC NoC-based MPSoC | Semantic Scholar
![Energy consumption per access and bit error rate for an SRAM built on a... | Download Scientific Diagram Energy consumption per access and bit error rate for an SRAM built on a... | Download Scientific Diagram](https://www.researchgate.net/publication/349539338/figure/tbl2/AS:995537146871809@1614365960342/Energy-consumption-per-access-and-bit-error-rate-for-an-SRAM-built-on-a-40-nm-CMOS.png)
Energy consumption per access and bit error rate for an SRAM built on a... | Download Scientific Diagram
![Table II from A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS Technology | Semantic Scholar Table II from A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS Technology | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/420a42e3d89a27dbff81dae012d1d0a7360c52b8/13-TableII-1.png)
Table II from A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS Technology | Semantic Scholar
![Total energy per bit processed against number of operations per bit.... | Download Scientific Diagram Total energy per bit processed against number of operations per bit.... | Download Scientific Diagram](https://www.researchgate.net/profile/Rodney-Tucker-2/publication/224255784/figure/fig9/AS:306586221334573@1450107259765/Total-energy-per-bit-processed-against-number-of-operations-per-bit-The-solid-diagonal.png)
Total energy per bit processed against number of operations per bit.... | Download Scientific Diagram
![NUMA NUMA: Infinity Fabric Bandwidths - AMD's Future in Servers: New 7000-Series CPUs Launched and EPYC Analysis NUMA NUMA: Infinity Fabric Bandwidths - AMD's Future in Servers: New 7000-Series CPUs Launched and EPYC Analysis](https://images.anandtech.com/doci/11551/epyc_tech_day_first_session_for_press_and_analysts_06_19_2017-page-073.jpg)
NUMA NUMA: Infinity Fabric Bandwidths - AMD's Future in Servers: New 7000-Series CPUs Launched and EPYC Analysis
![Global honor recognizes Purdue innovator for using the human body as a wire to improve health care, neuroscience - Purdue University News Global honor recognizes Purdue innovator for using the human body as a wire to improve health care, neuroscience - Purdue University News](https://www.purdue.edu/uns/images/2018/human-wire.jpg)
Global honor recognizes Purdue innovator for using the human body as a wire to improve health care, neuroscience - Purdue University News
![JLPEA | Free Full-Text | An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures | HTML JLPEA | Free Full-Text | An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures | HTML](https://www.mdpi.com/jlpea/jlpea-05-00038/article_deploy/html/images/jlpea-05-00038-g008.png)
JLPEA | Free Full-Text | An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures | HTML
![ISSCC 2008 Student Forum An 18 Gbps 2048-bit 10GBASE-T Ethernet LDPC Decoder Tinoosh Mohsenin Electrical & Computer Engineering, UC Davis - ppt download ISSCC 2008 Student Forum An 18 Gbps 2048-bit 10GBASE-T Ethernet LDPC Decoder Tinoosh Mohsenin Electrical & Computer Engineering, UC Davis - ppt download](https://images.slideplayer.com/26/8680237/slides/slide_4.jpg)